D. Mansur, "A New 40-nm FPGA and ASIC Common Platform," IEEE Micro, vol. 29, no. 2, pp. 46-53, Mar./Apr. 2009.
S. Bhattacharyya et al., "Advances in hardware design and implementation of signal processing systems," IEEE Signal processing Magazine, vol. 25 , no. 6, pp. 175-180, Nov. 2008.
L. Benini and G. De Micheli, "Networks on chip: a new SoC paradigm," IEEE Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.
D. Shin, A. Gerstlauer, J. Peng, R. Domer, and D. Gajski, "Automatic Generation of Transaction Level Models for Rapid Design Space Exploration," in Proc. of CODES+ISSS, Oct. 2006, pp. 64-69.
G. Martin, "System-on-Chip design," in Embedded systems design and verification.: CRC Press, 2009, pp. 13 1-18.
M. Loghi, F. Angiolini, D. Bertozzi, L. Benini, and R. Zafalon, "Analyzing on-chip communication in a MPSoC environment," in Proc. of DATE, Feb. 2004, pp. 752-757.
R. Marculescu, U.Y. Ogras, L-S. Peh, N.E. Jerger, and Y. Hoskote, "Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 1, Jan. 2009.
Intel. (2007, Feb.) Teraflops Research Chip. [Online]. http://download.intel.com/Teraflops-Research-Chip-Overview.pdf
P. Lysaght and W. Rosenstiel, New Algorithms, Architectures and Applications for Reconfigurable Computing. New York: Springer-Verlag , 2005.
Xilinx, Inc. (2009) UG200: Embedded Processor Block in Virtex-5. [Online]. http://www.xilinx.com
D. Shaver. (2008) Platform-based design in the year 2020. [Online]. http://e2e.ti.com/platform-based-design-inthe-year-2020.aspx
J. Henkel, "A low power hardware software partitioning approach for core-based embedded systems," in Proc. of DAC, 1996, pp. 122-127.
D. Gajski, F. Vahid, S. Narayan, and J. Gong, "SpecSyn: an environment supporting the specify-explore-refine paradigm for hardware/software system design," IEEE Transactions on VLSI Systems, vol. 6, no. 1, pp. 84-100, 1998.
A. D. Pimentel, C. Erbas, and S. Polstra, "A systematic approach to exploring embedded system architectures at multiple abstraction levels," IEEE Transactions on Computers, vol. 55, no. 2, pp. 99-112, 2006.
A-J. Gadient, J-A. Debardelaben, and V-K. Madisetti, "Incorporating cost modeling in embeddedsystem design," IEEE Design and Test of Computers, vol. 14, no. 3, pp. 24-35, 1997.
V. Zivkovic, P. VanDerWolf, E. Deprettere, and E-A. DeKock, "Design space exploration of streaming multiprocessor architectures," in Proc. of SiPS, Oct. 2002, pp. 228-234.
S. Mohanty and V. Prasanna, "Rapid system-level performance evaluation and optimization for application mapping onto SoC architectures," in Proc. of ASIC+SOC, 2002, pp. 160-167.
Tensilica. (2009) Xtensa: New DPU Family Delivers 10 GigaMAC/sec DSP Performance. [Online]. www.tensilica.com
S. Leibson, Designing SoC with Configured Cores: Unleashing the Tensilica DIamond Cores Technology, Elsevier Morgan Kaufmann, Ed., 2006.
C. Cooke, H. McNelly, and T. Martin, Surviving the SOC Revolution: A Guide to Platform-Based Design.: Kluwer, 1999.
G Smith, "Platform Based Design: Does it Answer the Entire SoC Challenge?," in Proc. of 41st DAC, 2004, p. 407.
F. Campi et al., "A dynamically adaptive DSP for heterogeneous reconfigurable platforms," in Proc. of DATE, 2007, pp. 9-14.
A. DeHon, "The density advantage of configurable computing," Computer, vol. 33, no. 4, pp. 41-49, Apr. 2000.
L-V Perre, J. Craninckx, and A. Dejonghe, Green Software Defined Radios: Enabling seamless connectivity while saving on hardware and energy.: Springer, 2009.
J.M. Arnold, "S5: the architecture and development flow of a software configurable processor," in Proc. of ICFPT, Dec. 2005, pp. 121-128.
K. Morris. (2007, Jan.) Actel Activates Platforms. [Online]. http://www.techfocusmedia.net/embeddedtechnologyjournal/feature-articles/ 20070130-actel/
S. Swan, "SystemC transaction level models and RTL verification," in Proc. of DAC, vol. 43, 2006, pp. 90-92.
K. Hines and G. Borriello, "Dynamic communication models in embedded system co-simulation," in Proc. of DAC, 1997, pp. 395-400.
J-A. Rowson and A. Sangiovanni-Vincentelli, "Interface-based design," in Proc. of the 34th DAC, vol. 34, 1997, pp. 178-183.
L. Cai and D. Gajski, "Transaction-level Modeling: an Overview," in Proc. of CODES+ISSS, 2003, pp. 19-24.
T-H. Tsai, Pan Y-N., and C-H. Lin, "An Electronic System Level Design and Performance Evaluation for Multimedia Applications," in Proc. of ICESS, 2008, pp. 621-624.
F. Doucet, R-K. Shyamasundar, I-H. Kruger, S. Joshi, and R-K. Gupta, "Reactivity in SystemC Transaction-Level Models," in Proc. of HVC, 2007, pp. 34-50.
IBM. (2008, Aug.) Power XCell8i. [Online]. http://www-03.ibm.com/ technology-cell-IDC-report-on-PowerXCell.pdf
M. Butts, A-M Jones, and P. Wasson, "A Structural Object Programming Model, Architecture, Chip and Tools for Reconfigurable Computing," in Proc. of FCCM, 2007, pp. 55-64.
STMicroelectronics. (2005, Dec.) "STM Unveils Innovative NoC Technology for New SoC Interconnect Paradigm". [Online]. http://www.stm.com/stonline/press/news/year2005/t1741t.htm
V. Rana, M. Santambrogio, and D. Sciuto, "Dynamic Reconfigurability in Embedded System," in Proc. of ISCAS, 2007, pp. 2734-2737.
J. Worchel. (2006) The FPGA: Expanding Its Boundaries. [Online]. http://www.instat.com/abstract.asp?id=68&SKU=IN0603187SI
S. Gupta, N. Dutt, R. Gupta, and A. Nicolau, "SPARK : a high-level synthesis framework for applying parallelizing compiler transformations.," in Proc. of VLSID, 2003.
R. Woods, J. McAllister, G. Lightbody, and Y. Yi, FPGA-based Implementation of Signal Processing Systems. West Sussex, UK: John Wiley & Sons, 2008.
P. Garcia, K. Compton, M. Schulte, E. Blem, and W. Fu, "An Overview of Reconfigurable Hardware in Embedded Systems," EURASIP Journal on Embedded Systems, p. 19, 2006.
I. Kuon, R. Tessier, and J. Rose, "FPGA Architecture: Survey and Challenges," Foundations and Trends in Electronic Design Automation, vol. 2, no. 2, pp. 135-253, 2007.
Atmel Corp. (2009) FPSLIC™ (AVR with FPGA). [Online]. http://www.atmel.com/products/FPSLIC/
eASIC Corp. [Online]. http://www.easic.com/
F. Berthelot, F. Nouvel, and D. Houzet, "Partial and dynamic reconfiguration of FPGAs: a top down design methodology for an automatic implementation," in Proc. of IPDPS, vol. 20, 2006.
E-M. Panainte, K. Bertels, and S. Vassiliadis, "The Molen Compiler for Reconfigurable Processors," ACM Transactions on Embedded Computing Systems, vol. 6, no. 1, Feb. 2007.
R. Lysecky, G. Stitt, and F. Vahid, "Warp processors," ACM Transactions on Design Automation of Electronic Systems, vol. 11, no. 3, pp. 659-681, 2006.
J. Lu, H. Chen, P. Yew, and W. Hsu, "Design and implementation of a lightweight dynamic optimization system.," Journal of Instruction-Level Parallelism, vol. 6, pp. 1-24, Jun 2004.
G. Stitt and F. Vahid, "Thread Warping: A Framework for Dynamic Synthesis of Thread Accelerators," in Proc. of CODES+ISSS, 2007, pp. 93-98.
E-L. Horta, J-W. Lockwood, and D. Parlour, "Dynamic Hardware Plugins in an FPGA with Partial Run-Time Reconfiguration," in Proc. of DAC, 2002.
N. Moore, A. Conti, M. Leeser, and L. Smith-King, "Writing Portable Applications that Dynamically Bind at Run Time to Reconfigurable Hardware," in International Symposium on Field-Programmable Custom Computing Machines FCCM, 2007.
J. Dondo et al., "Persistence management model for dynamically reconfigurable hardware," in Proc. of 13th Euromicro-DSD, 2010.
W-0. Cesario et al., "Component-based design approach for multicore SoCs," in Proc. of DAC, 2002, pp. 789-794.
H-J. Brand, S. Rulke, and M. Radetzki, "IPQ, IP Qualification for Efficient System Design," in Proc. of the 5th International Symposium on Quality Electronic Design ISQED, 2004, pp. 478-482.
OCP-IP Association. (2009) Open Core Protocol. [Online]. www.ocpip.org
J. Brunel et al., "COSY communication IP's," in Proc. of DAC, 2003.
P. Paulin et al., "Parallel Programming Models for a Multiprocessor SoC Platform Applied to Networking and Multimedia," IEEE Transactions on VLSI systems, 2006.
P. Paulin et al., "Distributed Object Models for Multi-Processor SoCs, With Application to Low-Power Multimedia Wireless Systems," in Proc. of DATE, Munich, Germany, 2006, pp. 482-487.
F. Rincón et al., "Transparent IP Cores Integration Based on the Distributed Object Paradigm," Lecture Notes in Electrical Engineering, vol. 38, no. 10, pp. 131-144, 2009.
Synopsys. (2008) CoCentric System Studio. [Online]. www.synopsys.com
A. Bleiweiss, "GPU Accelerated Pathfinding," in Proc. of the 23rd ACM SIGGRAPH/EUROGRAPHICS, 2008, pp. 65-74.
